Regviz

Espressif Systems /ESP32-P4 /DMA /CH3_INTSTATUS0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CH3_INTSTATUS0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/DMA/CH3_INTSTATUS0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH3_BLOCK_TFR_DONE_INTSTAT)CH3_BLOCK_TFR_DONE_INTSTAT 0 (CH3_DMA_TFR_DONE_INTSTAT)CH3_DMA_TFR_DONE_INTSTAT 0 (CH3_SRC_TRANSCOMP_INTSTAT)CH3_SRC_TRANSCOMP_INTSTAT 0 (CH3_DST_TRANSCOMP_INTSTAT)CH3_DST_TRANSCOMP_INTSTAT 0 (CH3_SRC_DEC_ERR_INTSTAT)CH3_SRC_DEC_ERR_INTSTAT 0 (CH3_DST_DEC_ERR_INTSTAT)CH3_DST_DEC_ERR_INTSTAT 0 (CH3_SRC_SLV_ERR_INTSTAT)CH3_SRC_SLV_ERR_INTSTAT 0 (CH3_DST_SLV_ERR_INTSTAT)CH3_DST_SLV_ERR_INTSTAT 0 (CH3_LLI_RD_DEC_ERR_INTSTAT)CH3_LLI_RD_DEC_ERR_INTSTAT 0 (CH3_LLI_WR_DEC_ERR_INTSTAT)CH3_LLI_WR_DEC_ERR_INTSTAT 0 (CH3_LLI_RD_SLV_ERR_INTSTAT)CH3_LLI_RD_SLV_ERR_INTSTAT 0 (CH3_LLI_WR_SLV_ERR_INTSTAT)CH3_LLI_WR_SLV_ERR_INTSTAT 0 (CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT)CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT 0 (CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT)CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT 0 (CH3_SLVIF_DEC_ERR_INTSTAT)CH3_SLVIF_DEC_ERR_INTSTAT 0 (CH3_SLVIF_WR2RO_ERR_INTSTAT)CH3_SLVIF_WR2RO_ERR_INTSTAT 0 (CH3_SLVIF_RD2RWO_ERR_INTSTAT)CH3_SLVIF_RD2RWO_ERR_INTSTAT 0 (CH3_SLVIF_WRONCHEN_ERR_INTSTAT)CH3_SLVIF_WRONCHEN_ERR_INTSTAT 0 (CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT)CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT 0 (CH3_SLVIF_WRONHOLD_ERR_INTSTAT)CH3_SLVIF_WRONHOLD_ERR_INTSTAT 0 (CH3_SLVIF_WRPARITY_ERR_INTSTAT)CH3_SLVIF_WRPARITY_ERR_INTSTAT 0 (CH3_CH_LOCK_CLEARED_INTSTAT)CH3_CH_LOCK_CLEARED_INTSTAT 0 (CH3_CH_SRC_SUSPENDED_INTSTAT)CH3_CH_SRC_SUSPENDED_INTSTAT 0 (CH3_CH_SUSPENDED_INTSTAT)CH3_CH_SUSPENDED_INTSTAT 0 (CH3_CH_DISABLED_INTSTAT)CH3_CH_DISABLED_INTSTAT 0 (CH3_CH_ABORTED_INTSTAT)CH3_CH_ABORTED_INTSTAT

Description

NA

Fields

CH3_BLOCK_TFR_DONE_INTSTAT

NA
CH3_DMA_TFR_DONE_INTSTAT

NA
CH3_SRC_TRANSCOMP_INTSTAT

NA
CH3_DST_TRANSCOMP_INTSTAT

NA
CH3_SRC_DEC_ERR_INTSTAT

NA
CH3_DST_DEC_ERR_INTSTAT

NA
CH3_SRC_SLV_ERR_INTSTAT

NA
CH3_DST_SLV_ERR_INTSTAT

NA
CH3_LLI_RD_DEC_ERR_INTSTAT

NA
CH3_LLI_WR_DEC_ERR_INTSTAT

NA
CH3_LLI_RD_SLV_ERR_INTSTAT

NA
CH3_LLI_WR_SLV_ERR_INTSTAT

NA
CH3_SHADOWREG_OR_LLI_INVALID_ERR_INTSTAT

NA
CH3_SLVIF_MULTIBLKTYPE_ERR_INTSTAT

NA
CH3_SLVIF_DEC_ERR_INTSTAT

NA
CH3_SLVIF_WR2RO_ERR_INTSTAT

NA
CH3_SLVIF_RD2RWO_ERR_INTSTAT

NA
CH3_SLVIF_WRONCHEN_ERR_INTSTAT

NA
CH3_SLVIF_SHADOWREG_WRON_VALID_ERR_INTSTAT

NA
CH3_SLVIF_WRONHOLD_ERR_INTSTAT

NA
CH3_SLVIF_WRPARITY_ERR_INTSTAT

NA
CH3_CH_LOCK_CLEARED_INTSTAT

NA
CH3_CH_SRC_SUSPENDED_INTSTAT

NA
CH3_CH_SUSPENDED_INTSTAT

NA
CH3_CH_DISABLED_INTSTAT

NA
CH3_CH_ABORTED_INTSTAT

NA

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data